

Gate All Around (GAA) FET Modeling Using 2D Material as Channel

Sabhya Kandley, Harish Dogra

Dept. of ECE, Sri Sai College of Engineering & Technology, Badhani, Pathankot-Indian

Abstract— Gate All Around (GAA) field effect transistor (FET) is a semiconductor device used in many electronic devices for amplification and switching electrical signals. FET downscaling has been the driving force towards the technological advancement, but continuous scaling down of FET causes problem of high power dissipation, high leakage current, Short Channel Effects (SCEs), excessive process variations and reliability issues. The purpose of this research work is to describe the modeling of the performance of 2D material such as (WSe₂, MoSe₂, etc..) nanowire GAA FETs and to study their performance as parameter of the transistor's structure variation like diameter, gate dielectric thickness, and gate dielectric constant. Simulations of ballistic transport in the calculation of the current-voltage (I-V) characteristics for nanoscale double gate FETs. GAA FET channel lengths are getting smaller and high-mobility channel materials are being used, near-ballistic models of MOSFET device physics operation is being realized.

Keywords— GAA, Channel, Nanowire, FET.

I. INTRODUCTION

One of the most important aspects of modern nanoelectronic research is to scale down devices [1]. Scaling down device comes along with issues as in case of MOSFET channel lengths continue to shrink upto few nanometer, but it counter the performance degradation and causes short channel length problems [2]. In order to overcome, two dimensional (2D) nanomaterials have been introduced as these nanomaterials because of their exotic electrical, novel chemical, optical and rich physics properties [3]. 2D materials include graphene, hexagonal boron nitride (h-BN), metal dichalcogenides, metal trichalcogenides, black phosphorous, metal oxides, MXenes (silicene, germanene, etc.), metal hallides, and metal carbides [3]. The first well-known 2D material is graphene (Gr)[2], and is first studies as the channel material for fast field effect transistors[4], because of its excellent carrier mobility (up to $\sim 105 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$) and micrometer electron mean free path[5]. Gr is also called as a wonder material due to its 2D honeycomb lattice [6]. Gr can be produced either by top-down or bottom-up approaches. In top-down approach, Gr is usually synthesized via electrochemical, mechanical, and chemical exfoliation of graphite, whereas the bottom-up approach uses chemical vapor deposition and chemical synthesis to produce grapheme. The family members of Gr have been used in nanoelectronics, energy storage, biosensing, catalysis, nanocomposites, and pharmaceuticals [7]. There occurs limitation of Gr i.e. it has gapless band structure which is not suitable for switching devices [8]. In order to overcome this disadvantage, new routes and solutions have been explored. Thus it was by replacing Gr as the channel material in lateral FETs with semiconducting 2D materials, such as [9] TMDCs,

because of the new properties and applications that makes them a great contender for flexible electronic/optoelectronic device applications [10] or phosphorene (a 2D lattice composed of phosphorus atoms) [11]. TMDC layers are arranged in a hexagonal lattice and have attracted attention due to their pristine interfaces (without out-of-plane dangling bonds), thermal stability, and high scalability in device application [14]. TMDCs (MoSe₂, MoTe₂, WS₂, and WSe₂, etc.) are layered materials with sizable bandgap, transition from bulk to layered form (indirect to direct transition), resulting in unique physical properties expected to be employed in future semiconducting devices [15]. Typically, atomically layered TMDCs, such as molybdenum disulfide (MoS₂) and tungsten diselenide (WSe₂), are widely studied as attractive materials for enabling new nanoelectronic and optoelectronic device applications [16]. But back-gated WSe₂ monolayer FETs with surface doping have already demonstrated a high field-effect mobility reaching $\sim 140 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, that is substantially higher than most of the reported room temperature mobility values for MoS₂[18]. The VBM of WSe₂ is 0.46eV, while for MoS₂ is 1.5eV that make WSe₂ a promising candidate for spintronics applications [19]. Moreover under tensile strain, monolayer WSe₂ remains a direct bandgap material with a bandgap decrease rate of $\sim 8 \text{ meV}/\%$ and multilayer WSe₂ undergoes an indirect to direct bandgap transition [20]. As the strain induced bandgap change will influence the resistivity of 2D materials [21], the smaller rate of bandgap change under strain of 2D WSe₂ [22]. Compared to MoS₂, WSe₂ has smaller electron/hole effective mass and thus higher mobility.

Nanowire FETs are important because they are potentially useful in low-power applications, have high packing densities, maintain high gate sensitivity, are capable of individual or bulk (arrayed) fabrication, are scalable, and have recently been investigated for ballistic carrier transport behavior for potential high-performance electronic devices [7]. Nanowire FETs even allow for bandgap engineering of the FET channel allowing designers to maximize device performance [8]. There are several factors to consider when optimizing a FET device. Some of these include: low threshold voltage, high carrier mobility/speed, low leakage current, low power operation, low drive voltage operation, low series resistance, high transconductance (gate sensitivity), and good subthreshold characteristics.

According to the theory of ballistic nanotransistors [6], a non-equilibrium mobile charge is induced between the source and the drain if electric field is applied. The positive charge densities in source, negative charge densities in drain and

equilibrium charge densities are related to the density of states and Fermi-Dirac probability distribution. The induced drain current can be determined by [15].

$$I_{DS} = \frac{2qkT}{\pi h} \left[F_0 \left(\frac{U_{SF}}{kT} \right) - F_0 \left(\frac{U_{DF}}{kT} \right) \right]$$

Here, F_0 is the Fermi integral of order zero, k is the Boltzmann constant, h is the reduced Planck constant, T is the temperature, U_{SF} and U_{DF} are the potentials induced by terminal voltages at source and drain respectively as defined by

$$U_{SF} = E_F - qV_{SC}$$

$$U_{DF} = E_F - qV_{SC} - qV_{DS}$$

Where E_F is the Fermi level, V_{SC} is the self-consistent potential and V_{DS} is the induced voltage between drain and source [20].




Fig. 1. Nanowire FET.

II. SIMULATION APPROACH

High mobility channel materials are being used as to realize low channel length dimension FET. Ballistic model of device physics is used to realize the operation the device. The modeling is proposed to achieve through FETToy tool [21]. The structure of the device is shown in Fig. 2. The channel material is the Tungsten Diselindide which is a 2D material. The simulation process flow is shown in Fig. 3. Research work is carried out to estimate the I-V characteristics of 2D nanowire based GGA FET. I-V and mobility profile of the device is studied from 10-50 nm diameter of the nanowire channel device.




Fig. 2. Simulated device structure.




Fig. 3. Simulation process flow.

III. RESULTS AND DISCUSSION

To optimize the performance of 2D material based device is presented by altering the device's structure and incorporates plots of the effects on device performance of variations in the FET structural parameters such as nanowire diameter. Plots are included of the current-voltage and mobility (e.g., $V_d = 1.0V$). We simulated the drain current-gate voltage characteristics for 10 nm to 50 nm with 10 nm step size

nanowire diameters. Transfer characteristics of the device are simulated for 0-1V drain voltage with 13 step gate bias voltage from 0-1V and drain current was observed. Similarly mobility of the charge is also simulated from same range of drain voltage and bias voltage.




Fig. 4. I_d vs V_d characteristics of 10nm diameter with 13 point V_g biasing.




Fig. 5. Charge mobility vs V_d characteristics of 10nm diameter with 13 point V_g biasing.




Fig. 6. I_d vs V_d characteristics of 20nm diameter with 13 point V_g biasing.




Fig. 7. Charge mobility vs V_d characteristics of 20nm diameter with 13 point V_g biasing.




Fig. 8. I_d vs V_d characteristics of 30nm diameter with 13 point V_g biasing.




Fig. 9. Charge mobility vs V_d characteristics of 30nm diameter with 13 point V_g biasing.




Fig. 10. I_d vs V_d characteristics of 40nm diameter with 13 point V_g biasing.




Fig. 13. Charge mobility vs V_d characteristics of 50nm diameter with 13 point V_g biasing




Fig. 11. Charge mobility vs V_d characteristics of 40nm diameter with 13 point V_g biasing.




Fig. 12. I_d vs V_d characteristics of 50nm diameter with 13 point V_g biasing.

From the plot it is observed that with the increase dimensions (diameter of the channel) drain current gradually increases and attains saturation after 0.5 V drain voltage. It can be seen in transfer characteristics graph that maximum current for 10 nm, 20nm, 30nm, 40nm, and 50nm diameter channel is ~80uA, ~90uA, ~100uA, ~110uA, and ~110uA respectively. In case of mobility charge carriers for 10nm diameter channel is lower as compared to other channel simulated in research work.

IV. CONCLUSION

In the research work gate all around (GAA) field effect transistor (FET) are simulated with 2D material (WSe₂) nanowires based channel. Diameter of the nanowires were considered from 10-50nm. It is observed from the simulated results that diameter of the nanowires is critical for active region of the device characteristics. Mobile charge carrier confinement occurs at low dimension nanowire in GAA FET device.

REFERENCES

- [1] I. Khan, O. Morshed and S. M. Mominuzzaman, "Diameter Optimization for Highest Degree of Ballisticity of Carbon Nanotube Field Effect Transistors", *Applied physics*, pp. 1-6, 2018.
- [2] G. S. M. Galadanci, A. Tijjani, G. Babaji, and S. M. Gana, "Comparative study of electrical properties of carbon nano tube (CNT) and silicon nanowire (SNW) MOSFET devices," *Bayero Journal of Pure and Applied Sciences*, vol. 11, no. 1, p. 55, Feb. 2019.
- [3] M. Ali, M. Abrar Ahmed, and M. Chrzanowska-Jeske, "Logical Effort Framework for CNFET-Based VLSI Circuits for Delay and Area Optimization," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 27, no. 3, pp. 573–586, Mar. 2019.
- [4] P. Graziosi and N. Neophytou, "Simulation study of ballistic spin-MOSFET devices with ferromagnetic channels based on some Heusler and oxide compounds," *Journal of Applied Physics*, vol. 123, no. 8, p. 084503, Feb. 2018.
- [5] M. A. Mehdy, A. Antidormi, M. Graziano, and G. Piccinini, "Nanoarrays for Systolic Biosequence Analysis," *Journal of Circuits, Systems and Computers*, vol. 27, no. 12, p. 1850194, Jun. 2018.
- [6] S. Ahmed, G. Klimeck, D. Kearney, M. McLennan, "Quantum Simulations of Dual Gate Mosfet Devices: Building And Deploying Community Nanotechnology Software Tools On Nanohub.Org", *International Journal of High Speed Electronics and System*, vol.17, pp.485-494, 2007.

- [7] I. Khana, O. Morshedb, S. M. Mominuzzamanc , “Performance Study of Strain Engineered CMOS Inverter Logic Using Silicon Nanowire and Carbon Nanotube Field Effect Transistors”, *American Scientific Research Journal for Engineering, Technology, and Sciences (ASRJETS)*, vol. 37, pp. 99-109, 2017.
- [8] N. Pimparkar, J. Guo, and M. A. Alam, Fellow, IEEE, “Performance Assessment of Subpercolating Nanobundle Network Thin-Film Transistors by an Analytical Model”, *IEEE Trans. Electron Device*, vol. 54, pp. 4, 2007.
- [9] J. J. Liou and F. Schwierz, “RF MOSFET: Recent Advances, Current Status, and Future Trends,” *Solid State Electronics*, vol. 47, pp. 1881-1895, 2003.
- [10] J. D. Meindl, Q. Chen, and J. A. Davis, “Limits on Silicon Nanoelectronics for Terascale Integration,” *Science*, vol. 293, pp. 2044-2049, September 14, 2001.
- [11] H. Iwai and S. Ohmi, “Silicon Integrated Circuit Technology from Past to Future,” *Microelectronics Reliability*, vol. 42, pp. 465-491, April-May 2002.
- [12] Y. Taur, “CMOS Scaling to Nanometer Lengths,” Chapter 3 in *Advanced Semiconductor and Organic Nano-Techniques, Part 1*, H. Morkoc Ed., *Academic Press*, New York, pp. 211, 2003.
- [13] Y. Taur and T. H. Ning, *Fundamentals of Modern VLSI Devices*, Cambridge Press, *New York*, pp. 268, 1998.
- [14] T. Kamins, “Beyond CMOS Electronics: Self-Assembled Nanostructures,” *The Electrochemical Society (ECS) Interface*, pp. 46-49, Spring 2005.
- [15] M. S. Dreseelhaus, Y. M. Lin, O. Rabin, A. Jorio, A. G. Souza Filho, M. A. Pimenta, R. Saito, Ge. G. Samaonidze, and G. Dresselhaus, “Nanowires and Nanotubes,” *Materials Science & Engineering C (Biomimetic and Supramolecular Systems)*, vol. 23, pp. 129-140, 2003.
- [16] D. D. D. Ma, C. S. Lee, F. C. K. Au, S. Y. Tong, and S. T. Lee, “Small Diameter Silicon Nanowire Surfaces,” *Science*, vol. 299, pp. 1874-1877, March 21, 2003.
- [17] S-M. Koo, M. D. Edelstein, Q. Li, C. A. Richter, and E. M. Vogel, “Silicon Nanowires as Enhancement Mode Schottky Barrier Field Effect Transistors,” *Nanotechnology*, vol. 16, pp. 1482-1485, 2005.
- [18] S-M. Koo, Q. Li, M. D. Edelstein, C. A. Richter, and E. M. Vogel, “Enhanced Channel Modulation in Dual-Gated Silicon Nanowire Transistors,” *Nano Letters*, vol. 5, pp. 2519-2523, 2005.
- [19] Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, “High Performance Silicon Nanowire Field Effect Transistors,” *Nano Letters*, vol. 3, pp. 149-152, 2003.
- [20] J. Wang, E. Polizzi, A. Ghosh, S. Datta, and M. Lundstrom, “Theoretical Investigations of Surface Roughness Scattering in Silicon Nanowire Transistors,” *Applied Physics Letters*, vol. 87, pp. 043101-1 – 043101-3, 2005.
- [21] “FETToy,” <https://nanohub.org/resources/fettyoy>.